

FIG. 1A






FIG. 1B




LINEAR FEEDBACK SHIFT REGISTER
200

FIG. 2




DDR OUTPUT MACRO CELL
300

FIG. 3A



DDR OUTPUT MACRO CELL
300


FIG. 3B



LINEAR FEEDBACK SHIFT REGISTER
400

FIG. 4

FIG. 5B



CLOCK OUTPUT MACRO
CELL 500

FIG. 5B




FIG. 6A





FIG. 6B



CLOCK INPUT MACRO CELL
700

FIG. 7




FIG. 8